- Easily Interfaced to Microprocessors
- On-Chip Data Latches
- Monotonic Over the Entire A/D Conversion Range
- Interchangeable With Analog Devices AD7528 and PMI PM-7528
- Fast Control Signaling for Digital Signal Processor (DSP) Applications Including Interface With TMS320
- Voltage-Mode Operation
- CMOS Technology

| KEY PERFORMANCE SPECIFICATIONS |  |
| :--- | :---: |
| Resolution | 8 bits |
| Linearity Error | $1 / 2 \mathrm{LSB}$ |
| Power Dissipation at $V_{D D}=5 \mathrm{~V}$ | 20 mW |
| Settling Time at $V_{D D}=5 \mathrm{~V}$ | 100 ns |
| Propagation Delay Time at $V_{D D}=5 \mathrm{~V}$ | 80 ns |

## description

The TLC7528C, TLC7528E, and TLC7528I are dual, 8 -bit, digital-to-analog converters designed with separate on-chip data latches and feature exceptionally close DAC-to-DAC matching. Data is transferred to either of the two DAC data latches through a common, 8 -bit, input port. Control input DACA/DACB determines which DAC is to be loaded. The load cycle of these devices is similar to the write cycle of a random-access memory, allowing easy interface to most popular microprocessor buses and output ports. Segmenting the high-order bits minimizes glitches during changes in the most significant bits, where glitch impulse is typically the strongest.
These devices operate from a 5-V to $15-\mathrm{V}$ power supply and dissipates less than 15 mW (typical). The 2- or 4-quadrant multiplying makes these devices a sound choice for many microprocessor-controlled gain-setting and signal-control applications. It can be operated in voltage mode, which produces a voltage output rather than a current output. Refer to the typical application information in this data sheet.

The TLC7528C is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$. The TLC75281 is characterized for operation from $-25^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$. The TLC7528E is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

AVAILABLE OPTIONS

| $\mathbf{T}_{\mathbf{A}}$ | PACKAGE |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | SMALL OUTLINE <br> (DW) | CHIP CARRIER <br> (FN) | PLASTIC DIP <br> (N) | SMALL OUTLINE <br> (PW) |
| $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | TLC7528CDW | TLC7528CFN | TLC7528CN | TLC7528CPW |
| $-25^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | TLC7528IDW | TLC7528IFN | TLC7528IN | TLC7528IPW |
| $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | TLC7528EDW | TLC7528EFN | TLC7528EN | TLC7528EPW | Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## functional block diagram


operating sequence


## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

| Supply voltage range, $\mathrm{V}_{\mathrm{DD}}$ (to AGND or DGND) | -0.3 V to 16.5 V |
| :---: | :---: |
| Voltage between AGND and DGND | $\ldots . . . \pm V_{D D}$ |
| Input voltage range, $\mathrm{V}_{1}$ (to DGND) | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3$ |
| Reference voltage, $\mathrm{V}_{\text {refA }}$ or $\mathrm{V}_{\text {refB }}$ (to AGND) | $\pm 25 \mathrm{~V}$ |
| Feedback voltage $\mathrm{V}_{\text {RFBA }}$ or $\mathrm{V}_{\text {RFBB }}$ (to AGND) | $\pm 25 \mathrm{~V}$ |
| Input voltage (voltage mode out A, out B to AGND) | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3$ |
| Output voltage, $\mathrm{V}_{\mathrm{OA}}$ or $\mathrm{V}_{\mathrm{OB}}$ (to AGND) | $\pm 25 \mathrm{~V}$ |
| Peak input current | $10 \mu \mathrm{~A}$ |
| Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$ : TLC7528C | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| TLC75281 | $-25^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| TLC7528E | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| Storage temperature range, $\mathrm{T}_{\text {stg }}$ | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Case temperature for 10 seconds, $\mathrm{T}_{\mathrm{C}}$ : FN package | $260^{\circ} \mathrm{C}$ |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 | $260^{\circ} \mathrm{C}$ |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## recommended operating conditions


electrical characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\text {refA }}=\mathrm{V}_{\text {refB }}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{OA}}$ and $\mathrm{V}_{\mathrm{OB}}$ at 0 V (unless otherwise noted)

| PARAMETER |  |  | TEST CONDITIONS | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  | $\mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V}$ |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP† MAX | MIN | TYPt | MAX |  |
| IIH | High-level input current |  |  | $\mathrm{V}_{1}=\mathrm{V}_{\text {DD }}$ |  | 10 |  |  | 10 | $\mu \mathrm{A}$ |
| IIL | Low-level input current |  | $\mathrm{V}_{1}=0$ |  | $12-10$ | 5 | 12 | -10 | $\mu \mathrm{A}$ |
|  | Reference input impedance REFA or REFB to AGND |  |  |  | 20 |  |  | 20 | k $\Omega$ |
| IIkg | Output leakage current | OUTA | DAC data latch loaded with 00000000, $\mathrm{V}_{\text {refA }}= \pm 10 \mathrm{~V}$ |  | $\pm 400$ |  |  | $\pm 200$ | nA |
|  |  | OUTB | DAC data latch loaded with $00000000, \mathrm{~V}_{\text {refB }}= \pm 10 \mathrm{~V}$ |  | $\pm 400$ |  |  | $\pm 200$ |  |
|  | Input resistance match (REFA to REFB) |  |  |  | $\pm 1 \%$ |  |  | $\pm 1 \%$ |  |
|  | DC supply sensitivity, $\Delta$ gain/ $\Delta \mathrm{V}_{\mathrm{DD}}$ |  | $\Delta \mathrm{V}_{\text {DD }}= \pm 10 \%$ |  | 0.04 |  |  | 0.02 | \%/\% |
| IDD | Supply current (quiescent) |  | All digital inputs at $\mathrm{V}_{\mathrm{IH}} \mathrm{min}$ or $V_{\text {IL }} \max$ |  | 2 |  |  | 2 | mA |
| IDD | Supply current (standby) |  | All digital inputs at 0 V or $\mathrm{V}_{\text {DD }}$ |  | 0.5 |  |  | 0.5 | mA |
| $\mathrm{C}_{\mathrm{i}}$ | Input capacitance | DB0-DB7 |  |  | 10 |  |  | 10 | pF |
|  |  | $\overline{\overline{\mathrm{WR}}, \overline{\mathrm{CS}},}$ |  |  | 15 |  |  | 15 | pF |
| $\mathrm{C}_{0}$ | Output capacitance (OUTA, OUTB) |  | DAC data latches loaded with 00000000 |  | 50 |  |  | 50 | pF |
|  |  |  | DAC data latches loaded with 11111111 |  | 120 |  |  | 120 |  |

$\dagger$ All typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
operating characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\text {refA }}=\mathrm{V}_{\text {refB }}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{OA}}$ and $\mathrm{V}_{\mathrm{OB}}$ at 0 V (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  |  | $\mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V}$ |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Linearity error |  |  |  |  |  | $\pm 1 / 2$ |  |  | $\pm 1 / 2$ | LSB |
| Settling time (to 1/2 LSB) |  | See Note 1 |  |  | 100 |  |  | 100 | ns |
| Gain error |  | See Note 2 |  |  | 2.5 |  |  | 2.5 | LSB |
| AC feedthrough | REFA to OUTA | See Note 3 |  |  | -65 |  |  | -65 | dB |
|  | REFB to OUTB |  |  |  | -65 |  |  | -65 |  |
| Temperature coefficient of gain |  | See Note 4 |  |  | 0.007 |  |  | 0.0035 | \%FSR/ $/{ }^{\circ} \mathrm{C}$ |
| Propagation delay (from digital input to $90 \%$ of final analog output current) |  | See Note 5 |  |  | 80 |  |  | 80 | ns |
| Channel-to-channel isolation | REFA to OUTB | See Note 6 | 77 |  |  | 77 |  |  | dB |
|  | REFB to OUTA | See Note 7 | 77 |  |  | 77 |  |  |  |
| Digital-to-analog glitch impulse area |  | Measured for code transition from 00000000 to 11111111, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 160 |  |  | 440 |  |  | $\mathrm{nV} \cdot \mathrm{s}$ |
| Digital crosstalk |  | Measured for code transition from 00000000 to 11111111, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 30 |  |  | 60 |  |  | nV •s |
| Harmonic distortion |  | $\mathrm{V}_{\mathrm{i}}=6 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | -85 |  |  | -85 |  |  | dB |

NOTES: 1. OUTA, OUTB load $=100 \Omega, C_{e x t}=13 \mathrm{pF}$; $\overline{\mathrm{WR}}$ and $\overline{\mathrm{CS}}$ at 0 V ; DB0-DB7 at 0 V to $\mathrm{V}_{\text {DD }}$ or $\mathrm{V}_{\text {DD }}$ to 0 V .
2. Gain error is measured using an internal feedback resistor. Nominal full scale range $(F S R)=V_{\text {ref }}-1 \mathrm{LSB}$.
3. $V_{\text {ref }}=20 \mathrm{~V}$ peak-to-peak, $100-\mathrm{kHz}$ sine wave; DAC data latches loaded with 00000000 .
4. Temperature coefficient of gain measured from $0^{\circ} \mathrm{C}$ to $25^{\circ} \mathrm{C}$ or from $25^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.
5. $\mathrm{V}_{\text {refA }}=\mathrm{V}_{\text {refB }}=10 \mathrm{~V}$; OUTA/OUTB load $=100 \Omega, C_{\text {ext }}=13 \mathrm{pF} ; \overline{\mathrm{WR}}$ and $\overline{\mathrm{CS}}$ at 0 V ; DBO-DB7 at 0 V to $\mathrm{V}_{\text {DD }}$ or $\mathrm{V}_{\text {DD }}$ to 0 V .
6. Both DAC latches loaded with $11111111 ; \mathrm{V}_{\text {refA }}=20 \mathrm{~V}$ peak-to-peak, $100-\mathrm{kHz}$ sine wave; $\mathrm{V}_{\text {refB }}=0 ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
7. Both DAC latches loaded with 11111111; $\mathrm{V}_{\text {refB }}=20 \mathrm{~V}$ peak-to-peak, $100-\mathrm{kHz}$ sine wave; $\mathrm{V}_{\text {ref }}=0 ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## PRINCIPLES OF OPERATION

These devices contain two identical, 8-bit-multiplying D/A converters, DACA and DACB. Each DAC consists of an inverted R-2R ladder, analog switches, and input data latches. Binary-weighted currents are switched between DAC output and AGND, thus maintaining a constant current in each ladder leg independent of the switch state. Most applications require only the addition of an external operational amplifier and voltage reference. A simplified D/A circuit for DACA with all digital inputs low is shown in Figure 1.

Figure 2 shows the DACA equivalent circuit. A similar equivalent circuit can be drawn for DACB. Both DACs share the analog ground terminal 1 (AGND). With all digital inputs high, the entire reference current flows to OUTA. A small leakage current ( $l_{\mathrm{kg}}$ ) flows across internal junctions, and as with most semiconductor devices, doubles every $10^{\circ} \mathrm{C} . \mathrm{C}_{0}$ is due to the parallel combination of the NMOS switches and has a value that depends on the number of switches connected to the output. The range of $\mathrm{C}_{0}$ is 50 pF to 120 pF maximum. The equivalent output resistance ( $r_{0}$ ) varies with the input code from $0.8 R$ to $3 R$ where $R$ is the nominal value of the ladder resistor in the R-2R network.

These devices interface to a microprocessor through the data bus, $\overline{\mathrm{CS}}, \overline{\mathrm{WR}}$, and $\overline{\mathrm{DACA}} / \mathrm{DACB}$ control signals. When $\overline{C S}$ and $\overline{W R}$ are both low, the TLC7528 analog output, specified by the $\overline{\text { DACA/DACB control line, }}$ responds to the activity on the DB0-DB7 data bus inputs. In this mode, the input latches are transparent and input data directly affects the analog output. When either the $\overline{\mathrm{CS}}$ signal or WR signal goes high, the data on the DB0-DB7 inputs is latched until the $\overline{C S}$ and $\overline{W R}$ signals go low again. When $\overline{\mathrm{CS}}$ is high, the data inputs are disabled regardless of the state of the $\overline{\mathrm{WR}}$ signal.

## PRINCIPLES OF OPERATION

The digital inputs of these devices provide TTL compatibility when operated from a supply voltage of 5 V . These devices can operate with any supply voltage in the range from 5 V to 15 V ; however, input logic levels are not TTL compatible above 5 V .


Figure 1. Simplified Functional Circuit for DACA


Figure 2. TLC7528 Equivalent Circuit, DACA Latch Loaded With 11111111
MODE SELECTION TABLE

| $\overline{\text { DACA/DACB }}$ | $\overline{\text { CS }}$ | $\overline{\mathrm{WR}}$ | DACA | DACB |
| :---: | :---: | :---: | :---: | :---: |
| L | L | L | Write | Hold |
| H | L | L | Hold | Write |
| X | H | X | Hold | Hold |
| X | X | H | Hold | Hold |
| L = low level, $\mathrm{H}=$ high level, | $\mathrm{X}=$ don't care |  |  |  |

## APPLICATION INFORMATION

These devices are capable of performing 2-quadrant or full 4-quadrant multiplication. Circuit configurations for 2 -quadrant and 4-quadrant multiplication are shown in Figures 3 and 4 . Tables 1 and 2 summarize input coding for unipolar and bipolar operation.


NOTES: A. R1, R2, R3, and R4 are used only if gain adjustment is required. See table for recommended values. Make gain adjustment with digital input of 255
B. C1 and C2 phase compensation capacitors ( 10 pF to 15 pF ) are required when using high-speed amplifiers to prevent ringing or oscillation.

Figure 3. Unipolar Operation (2-Quadrant Multiplication)

## APPLICATION INFORMATION



NOTES: A. R1, R2, R3, and R4 are used only if gain adjustment is required. See table in Figure 3 for recommended values. Adjust R1 for $\mathrm{V}_{\mathrm{OA}}=0 \mathrm{~V}$ with code 10000000 in DACA latch. Adjust R 3 for $\mathrm{V}_{\mathrm{OB}}=0 \mathrm{~V}$ with 10000000 in DACB latch.
B. Matching and tracking are essential for resistor pairs R6, R7, R9, and R10.
C. C 1 and C 2 phase compensation capacitors ( 10 pF to 15 pF ) may be required if A 1 and A 3 are high-speed amplifiers.

## Figure 4. Bipolar Operation (4-Quadrant Operation)

Table 1. Unipolar Binary Code

| DAC LATCH CONTENTS |  |
| :---: | :---: |
| MSB LSB $\dagger$ | ANALOG OUTPUT |
| 11111111 | - $\mathrm{V}_{\text {I }}(255 / 256)$ |
| 10000001 | - $\mathrm{V}_{1}(129 / 256)$ |
| 10000000 | $-\mathrm{V}_{\mathrm{I}}(128 / 256)=-\mathrm{V}_{\mathrm{i}} / 2$ |
| 01111111 | - $\mathrm{V}_{\mathrm{l}}(127 / 256)$ |
| 00000001 | - $\mathrm{V}_{\mathrm{l}}(1 / 256)$ |
| 00000000 | $-\mathrm{V}_{\mathrm{I}}(0 / 256)=0$ |

$\dagger 1$ LSB $=\left(2^{-8}\right) V_{\text {I }}$

Table 2. Bipolar (Offset Binary) Code

| DAC LATCH CONTENTS <br> LSB <br> MSB | ANALOG OUTPUT |
| :---: | :---: |
| 111111111 |  |
| 10000001 | $\mathrm{~V}_{\mathrm{I}}(127 / 128)$ |
| 10000000 | $\mathrm{~V}_{\mathrm{I}}(1 / 128)$ |
| 01111111 | 0 V |
| 00000001 | $-\mathrm{V}_{\mathrm{I}}(1 / 128)$ |
| 00000000 | $-\mathrm{V}_{\mathrm{I}}(127 / 128)$ |

$\ddagger 1$ LSB $=\left(2^{-7}\right) V_{\text {I }}$

## APPLICATION INFORMATION

microprocessor interface information


NOTE A: A = decoded address for TLC7528 DACA
A $+1=$ decoded address for TLC7528 DACB
Figure 5. TLC7528 - Intel 8051 Interface


NOTE A: A = decoded address for TLC7528 DACA
A +1 = decoded address for TLC7528 DACB
Figure 6. TLC7528-6800 Interface

## APPLICATION INFORMATION



NOTE A: $\begin{aligned} & A=\text { decoded address for TLC7528 DACA } \\ & A+1=\text { decoded address for TLC7528 DACB }\end{aligned}$
Figure 7. TLC7528 To Z-80A Interface

## programmable window detector

The programmable window comparator shown in Figure 8 determines if voltage applied to the DAC feedback resistors are within the limits programmed into the data latches of these devices. Input signal range depends on the reference and polarity, that is, the test input range is 0 to $-V_{\text {ref }}$. The DACA and DACB data latches are programmed with the upper and lower test limits. A signal within the programmed limits drives the output high.

## APPLICATION INFORMATION



Figure 8. Digitally-Programmable Window Comparator (Upper- and Lower-Limit Tester)
digitally controlled signal attenuator
Figure 9 shows a TLC7528 configured as a two-channel programmable attenuator. Applications include stereo audio and telephone signal level control. Table 3 shows input codes vs attenuation for a 0 to 15.5 dB range.


Figure 9. Digitally Controlled Dual Telephone Attenuator

## APPLICATION INFORMATION

Table 3. Attenuation vs DACA, DACB Code

| ATTN (dB) | DAC INPUT CODE | CODE IN <br> DECIMAL | ATTN (dB) | DAC INPUT CODE | CODE IN <br> DECIMAL |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 11111111 | 255 | 8.0 | 01100110 | 102 |
| 0.5 | 11110010 | 242 | 8.5 | 01100000 | 96 |
| 1.0 | 11100100 | 228 | 9.0 | 01011011 | 91 |
| 1.5 | 11010111 | 215 | 9.5 | 01010110 | 86 |
| 2.0 | 11001011 | 203 | 10.0 | 01010001 | 81 |
| 2.5 | 11000000 | 192 | 10.5 | 01001100 | 76 |
| 3.0 | 10110101 | 181 | 11.0 | 01001000 | 72 |
| 3.5 | 10101011 | 171 | 11.5 | 01000100 | 68 |
| 4.0 | 10100010 | 162 | 12.0 | 01000000 | 64 |
| 4.5 | 10011000 | 152 | 12.5 | 00111101 | 61 |
| 5.0 | 10011111 | 144 | 13.0 | 00111001 | 57 |
| 5.5 | 10001000 | 136 | 13.5 | 00110110 | 54 |
| 6.0 | 10000000 | 128 | 14.0 | 00110011 | 51 |
| 6.5 | 01111001 | 121 | 14.5 | 00110000 | 48 |
| 7.0 | 01110010 | 114 | 15.0 | 00101110 | 46 |
| 7.5 | 01101100 | 108 | 15.5 | 00101011 | 43 |

## programmable state-variable filter

This programmable state-variable or universal filter configuration provides low-pass, high-pass, and bandpass outputs, and is suitable for applications requiring microprocessor control of filter parameters.
As shown in Figure 10, DACA1 and DACB1 control the gain and Q of the filter while DACA2 and DACB2 control the cutoff frequency. Both halves of the DACA2 and DACB2 must track accurately in order for the cutoff-frequency equation to be true. With the TLC7528, this is easy to achieve.

$$
f_{C}=\frac{1}{2 \pi R 1 C 1}
$$

The programmable range for the cutoff or center frequency is 0 to 15 kHz with a Q ranging from 0.3 to 4.5 . This defines the limits of the component values.

## APPLICATION INFORMATION



Circuit Equations:

$$
\begin{aligned}
& C_{1}=C_{2}, R_{1}=R_{2}, R_{4}=R_{5} \\
& \mathbf{Q}=\frac{R_{3}}{R_{4}} \times \frac{R_{F}}{R_{f b}(D A C B 1)}
\end{aligned}
$$

Where:
$R_{f b}$ is the internal resistor connected between OUTB and RFBB
$\mathbf{G}=-\frac{\mathbf{R}_{\mathbf{F}}}{\mathbf{R}_{\mathbf{S}}}$
NOTES: A. Op-amps A1, A2, A3, and A4 are TL287.
B. $\overline{\mathrm{CS}}$ compensates for the op-amp gain-bandwidth limitations.
C. DAC equivalent resistance equals $\frac{256 \times \text { (DAC ladder resistance) }}{\text { DAC digital code }}$

Figure 10. Digitally Controlled State-Variable Filter

## APPLICATION INFORMATION

## voltage-mode operation

It is possible to operate the current multiplying D/A converter of these devices in a voltage mode. In the voltage mode, a fixed voltage is placed on the current output terminal. The analog output voltage is then available at the reference voltage terminal. Figure 11 is an example of a current multiplying D/A, that operates in the voltage mode.


Figure 11. Voltage-Mode Operation
The following equation shows the relationship between the fixed input voltage and the analog output voltage:

$$
V_{O}=V_{I}(D / 256)
$$

Where:
$\mathrm{V}_{\mathrm{O}}=$ analog output voltage
$\mathrm{V}_{\mathrm{I}}=$ fixed input voltage (must not be forced below 0 V .)
$\mathrm{D}=$ digital input code converted to decimal
In voltage-mode operation, these devices meet the following specification:

| PARAMETER | TEST CONDITIONS | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: |
| Linearity error at REFA or REFB | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$, OUTA or OUTB at $2.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 1 | LSB |

16 PINS SHOWN


| PINS ** | 16 | 20 | 24 | 28 |
| :---: | :---: | :---: | :---: | :---: |
| A MAX | 0.410 <br> $(10,41)$ | 0.510 <br> $(12,95)$ | 0.610 <br> $(15,49)$ | 0.710 <br> $(18,03)$ |
| A MIN | 0.400 <br> $(10,16)$ | 0.500 <br> $(12,70)$ | 0.600 <br> $(15,24)$ | 0.700 <br> $(17,78)$ |

NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$.
D. Falls within JEDEC MS-013

N (R-PDIP-T**)
PLASTIC DUAL-IN-LINE PACKAGE
16 PINS SHOWN


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-001 (20-pin package is shorter than MS-001).

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.
In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Tl's publication of information regarding any third party's products or services does not constitute Tl's approval, warranty or endorsement thereof.

This datasheet has been download from:
www.datasheetcatalog.com
Datasheets for electronics components.

